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Ultrafast Operation of &-Adjusted 
p+-n+ Double-Gate SO1 MOSFET's 
Tetsu Tanaka, Kunihiro Suzuki, Hiroshi Horie, and Toshihiro Sugii 
Abstract-To optimize the V,h of double-gate SO1 MOSFET's, 
we fabricated devices with p+ poly-Si for the front-gate electrode 
and n+ poly-Si for the back-gate electrode on 40-nm-thick direct- 
bonded SO1 wafers. We obtained an experimental V,h of 0.17 V 
for nMOS and -0.24 V for PMOS devices. These double-gate 
devices have good short-channel characteristics, low parasitic 
resistances, and large drive currents. For gates 0.19 pm long, 
front-gate oxides 8.2 nm thick, and back-gate oxides 9.9 nm thick, 
we obtained ring oscillator delay times of 43 ps at 1 V and 27 ps 
at 2 V. To our knowledge, these values are the fastest reported 
for this gate length with suppressed short-channel effects. 
nMOS PMOS 
I. INTRODUCTION 
OUBLE-GATE SO1 MOSFET's do not suffer from the D short-channel effects that limit the scaling of bulk MOS- 
FET's because two gate electrodes jointly control the carri- 
ers. The devices' excellent short-channel behavior and high 
transconductance has been studied theoretically and experi- 
mentally [ 11-[7]. 
As MOSFET technology extends into the sub-quarter- 
micron range and supply voltage is reduced to between 1 
and 2 V, we must lower the threshold voltage (I/th) to less 
than 0.3 V to obtain sufficient drain current. The Vth of 
conventional double-gate SO1 nMOSFET's is, however, -0.1 
V with n+-n+ poly-Si gate electrodes, and 1 V with p+- 
p+ poly-Si gate electrodes, where Vth is defined as the gate 
voltage for a drain current of 0.1 pA/pm. These I& values 
are not adequate for supply voltages less than 2 V. To optimize 
I&, we used p+ poly-Si for the front-gate electrode and n+ 
poly-Si for the back-gate electrode. 
11. K h  ADJUSTMENT 
Fig. 1 shows a cross section of our CMOS device. Assuming 
full-depletion of the Si layer and charge conservation at the 
Si-Si02 interfaces, the electrical potential is a straight line 
with a gradient of (Vth,, - Vth,,)/(6T0, +T.i). The nMOS 
threshold voltage of the K h -  adjusted p+-n+ double-gate SO1 
device, Vth,,, is then [ 81: 
Fig. 1. Cross section of p+-n+ double-gate SOI-CMOS device. 
Fig. 2. SEM image of a 0.19-pm - L, device. 
on the aspect ratio of silicon thickness to gate oxide thickness. 
The PMOS &h is the same magnitude as the nMOS I&. but it 
has opposite polarity because of the structural symmetry. The 
experimental I& values for an aspect ratio of 5 were 0.17 V 
for nMOS and -0.24 V for PMOS. These values almost match 
our theoretical predictions of f0.2 V. 
111. PROCESS mCHNOLOCY 
Fig. 2 shows a SEM cross section of our nMOS device. The 
fabrication process is given in [5]. We used direct-bonded SO1 
wafers thinned to 40 nm by chemical-mechanical polishing 
(CMP). The p+ poly-Si front gate is 0.19 pm long, and the 
n+ poly-Si back gate is 0.29 pm long. We designed the back 
gate 0.1 pm longer than the front gate to obtain an alignment 
margin. Tox (front) and Tox (back) are 8.2 nm and 9.9 nm. To 
minimize the series resistance, we used W silicide for the back 
where Tsi is the silicon thickness, To, is the gate oxide 
thickness, Vth,, is the K h  of p+-p+ poly-Si-gate devices, 
and Vth,, is the Vth of n+-n+ poly-Si gate devices. Vth,, 
is 0.98 V and Vth,, is -0.12 V [9]. Vth,, depends only 
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gate and CO salicide for the front gate, source, and drain [lo]. 
The resultant sheet resistance was 6 to 9 sZ/sq. The cobalt 
salicide process consumed half of the Si layer. 
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Fig. 3. I-V characteristics of (a) nMOS and (b) PMOS 0.19-pm-L, devices 
with Ts, = 40 nm, To, (front) = 8.2 nm, and To, (back) = 9.9 nm. 
IV. RESULTS AND DISCUSSION 
Fig. 3 shows the I-V characteristics of 0.19-pm - L, nMOS 
and PMOS devices. We used the front-gate poly-Si length as 
the device gate length. We obtained large drain currents and 
steep subthreshold slopes for both MOSFET's. The thin silicon 
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Fig. 4. 
MOSFET has L ,  = 0.15 pm and To, = 4 nm. 
Dependence of delay time on supply voltage. The reference bulk 
films and the two gate electrodes suppress short-channel effects 
for gate lengths below 0.2 pm, despite the thick gate oxides. 
The subthreshold slope with a drain voltage of f2 V was 
about 66 mV/decade for nMOS and 70 mvldecade for PMOS. 
Using these devices, we fabricated an unloaded inverter ring 
oscillator. We examined the dependence of the delay time on 
the supply voltage (Fig. 4). The reference bulk MOSFET had 
a 0.15-pm gate length and a 4-nm gate-oxide thickness [lo]. 
For our 0.19-pm double-gate SO1 MOSFET, we obtained an 
inverter delay time of 43 ps at 1 V, and 27 ps at 2 V. 
Using S-parameter measurements, we extracted equivalent 
circuit capacitances for the 5-pm gate wlldth nMOS device. 
The thick buried oxide under the drain decreased the drain 
junction capacitance, C,, to 0.4 fF, which is about 10% of 
the reference bulk MOSFET value. The back gate and drain 
overlap increased the gate-drain capacitance, C g d ,  to 1.98 fF, 
which is about 1.4 times larger than the reference value. 
The p+-n+ double-gate SO1 MOSFET's switch faster than 
the reference bulk MOSFET's, especially at low supply volt- 
ages. The low Vth and the steep subthreshold slope lead to 
large drain current at low supply voltages. Cj does not increase 
at low supply voltages, unlike that of the bulk MOSFET. 
v. SUMMARY 
We optimized the threshold voltage of a sub-quarter-micron 
double-gate SO1 MOSFET by using a p+-n+ double-gate 
structure on a 40-nm-thick direct-bonded SO1 wafer. Our de- 
vice has an appropriate l&, good short-channel characteristics, 
and a large drive current. For L, = 0.19 pm, we obtained an 
inverter delay time of 43 ps at 1 V, and 27 ps at 2 V. To our 
knowledge, these values are the fastest reported for this gate 
length with suppressed short-channel effects. We attributed this 
high performance to large drain current, reduced parasitic drain 
junction capacitance, and low series resistance. 
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